

# **Efficient Partial Product Generation using Radix4 & Radix8 for Multi-Modulus Multiplication**

# Priya Sandhu<sup>1</sup>, M. Anusha<sup>2</sup>

<sup>1</sup>Department of ECE, MRCET, Hyderabad, India (PG Scholar) <sup>2</sup>Department of ECE, MRCET, Hyderabad, India (Associate Professor)

## ABSTRACT

Now a day's multiplication and modulus takes crucial role so we are combining multiplication and modulus. A Novel multi-modulus multiplier with different widths of modulus operations. In this paper we have radix4 multi-modulus multiplier with 4bit, 32bit, 64bit and radix8 multi-modulus multiplier with 4bit, 32bit, 64bit.radix4 and radix8 multi-modulus multiplier using Residue multiplication is implemented by using xilix13.2.

Keywords: multi-modulus multiplier, radix4, radix8.

# **INTRODUCTION**

Multipliers play an important role in today's digital signal processing and various other applications. With advances in technology, many researchers have tried and are trying to design multipliers which offer either of the following design targets - high speed, low power consumption, regularity of layout and hence less area or even combination of them in one multiplier thus making them suitable for various high speed, low power and compact VLSI implementation. The common multiplication method is "add and shift" algorithm. In parallel multipliers number of partial products to be added is the main parameter that determines the performance of the multiplier. To reduce the number of partial products to be added, Modified Booth algorithm is one of the most popular algorithms. To achieve speed improvements Wallace Tree algorithm can be used to reduce the number of sequential adding stages. Further by combining both Modified Booth algorithm and Wallace Tree technique we can see advantage of both algorithms in one multiplier. However with increasing parallelism, the amount of shifts between the partial products and intermediate sums to be added will increase which may result in reduced speed, increase in silicon area due to irregularity of structure and also increased power consumption due to increase in interconnect resulting from complex routing. On the other hand "serial-parallel" multipliers compromise speed to achieve better performance for area and power consumption. The selection of a parallel or serial multiplier actually depends on the nature of application. In this lecture we introduce the multiplication algorithms and architecture and compare them in terms of speed, area, power and combination of these metrics. In computing, the modulo operation finds the remainder after division of one number by another (sometimes called modulus) .Given two positive numbers, a (the dividend) and n (the divisor), a modulo n (abbreviated as a mod n) is the remainder of the Euclidean division of a by n. For instance, the expression "5 mod 2" would evaluate to 1 because 5 divided by 2 leaves a quotient of 2 and a remainder of 1, while "9 mod 3" would evaluate to 0 because the division of 9 by 3 has a quotient of 3 and leaves a remainder of 0; there is nothing to subtract from 9 after multiplying 3 times 3. (Note that doing the division with a calculator will not show the result referred to here by this operation; the quotient will be expressed as a decimal fraction. Although typically performed with a and *n* both being integers, many computing systems allow other types of numeric operands. The range of numbers for an integer modulo of n is 0 to n - 1. (n mod 1 is always 0; n mod 0 is undefined, possibly resulting in a "Division by zero" error in computer programming languages) See modular arithmetic for an older and related convention applied in theory. When either a or n is negative, the naive definition breaks down and programming languages differ in how these values are defined.

#### \*Address for correspondence

priyasandhu25@gmail.com

# **RADIX4 MULTI MODULUS MULTIPLIER**

The radix- booth encoded digit is formatted using three bits: a sign bit and one-hot encoded magnitude bits, and. The proposed multi-modulus radix- booth encoder using radix- booth encoder (be2) slices and one mux3block is shown in fig. 2. Booth encoding technique is applied to multi modulus multiplier modulo  $(2^n)-1$ , modulo  $2^n$  and modulo  $(2^n)+1$  operations as the basis. The Radix -4 multiplication

• The multiplier, Y in two's complement form can be written as in

$$Y = -Y_{n-1} 2^{n-1} + i Y_i 2^i \quad ; 0 \le i \le n-2$$
(1)

• It can be written as

$$Y = (-2 Y_{2i+1} + Y_{2i} + Y_{2i-1}) 2^{2i}; \qquad 0 \le i \le n-2$$
(2)

- Radix-4 Booth recoding encodes multiplier bits into [-2, 2].
- Radix-8 Booth recoding encodes multiplier bits into [-4, 4].

The radix-4 Booth encoded digit is formatted using three bits: a sign bit and one-hot encoded magnitude bits, m1i and m2i. The proposed multi-modulus radix- Booth encoder using radix-4 Booth Encoder (BE2) slices and one MUX3 block.

#### Proposed Multi Modulus Radix-4 Booth Encoder

The radix- Booth encoded digit is formatted using three bits: a sign bit and one-hot encoded magnitude bits. The proposed multi-modulus radix-4 Booth encoder using N/2 radix-4 Booth Encoder (BE2) slices and one MUX3 block. (N=4)The input corresponding to the modulus  $2^{n}-1,2^{n}$  and  $2^{n}+1$  is selected when is "00," "01," or "10," respectively. Using the radix-4 Booth encoded multiplier form, the multi-modulus multiplication are

$$|Z|_{m} = \begin{cases} \begin{vmatrix} n/2^{-1} & 2^{2i} d_{i} \cdot X \\ \sum_{i=0}^{n/2-1} & 2^{2i} d_{i} \cdot X + Y \\ \sum_{i=0}^{n/2-1} & 2^{2i} d_{i} \cdot X + Y \\ \end{bmatrix}_{m} & \text{if } m = 2^{n} + 1 \\ y_{3} \begin{vmatrix} y_{2} & y_{1} & y_{0} \\ y_{3} \end{vmatrix} \\ BE2 & BE2 \\ M 2_{1} \end{vmatrix} \\ BE2 & BE2 \\ M 2_{1} \end{vmatrix} \\ K_{1} = \frac{1}{m} \frac{1}{2} \frac{1}{s_{0}} \frac{1}{m} \frac{1}{2} \frac{1}{s_{0}} \frac{1}{m} \frac{1}{1} \frac{1}{s_{0}} \frac{1}{m} \frac{1}{s_{0}} \frac$$

Figure1.

Proposed 3:1 Multiplexer (Mux3)





#### Modulo-Reduced Partial Products for Radix-4 Booth Encoding

In the following, the generation of the for the three moduli n/2 PPs, and is described. The standard circuit implementation of a bit slice of the radix- Booth Selector (BS2) generates a single bit of , i.e., ,

by selecting a bit of either the multiplicand or one-bit shifted multiplicand and conditionally inverting it. From Table I, the least significant bits of PPs for moduli  $2^n$ -1, $2^n$  and  $2^n$ +1 are PPs, 0 and, PPs respectively. Hence, MUX3 of Fig.3.1(b) can be used at the output of the BS2 blocks in the least significant bit positions to select from PP, 0 or not PP. Furthermore, this input to the BS2 block is also selected using a MUX3. The proposed multi-modulus generation of the n/2 PPs using BS2 and MUX3 blocks is shown in Fig. 3.2 for n =4. The number of BS2 and MUX3 blocks required in the PP generation is  $n^2/2$  and  $n^4/2$ , respectively.

Table1.

$d_i$	$\left 2^{2^{i}}d_{i}\cdot X\right _{2^{n}-1}$	$\left 2^{2i}d_i\cdot X\right _{2^n} = PP$	$P_i + K_i$	$ 2^{2i}d_i \cdot X _{2^{n+1}} =$	$PP_i + K_i$
	$PP_i$	$PP_i$	Ki	$PP_i$	Ki
+0	<u>00</u>	$\underbrace{0\cdots 0}_{n}$	0	$\underbrace{0\cdots 0}_{n-2i}\#\underbrace{1\cdots 1}_{2i}$	$-2^{2i}+1$
+1	$\underbrace{\underbrace{x_{n-l-2i}\cdots x_0}_{n-2i}}_{Z_i} \underbrace{x_{n-1}\cdots x_{n-2i}}_{Z_i}$	$\underbrace{\underbrace{x_{n-1-2i}\cdots x_0}_{n-2i}}_{\substack{n-2i\\2i}} \#$	0	$\underbrace{\underbrace{\underbrace{x_{n-l-2i}\cdots x_0}_{n-2i}}_{\substack{n-2i\\ \overline{x_{n-1}}\cdots \overline{x_{n-2i}}_{2i}}}_{2i}}_{2i}$	$-2^{2i}+1$
+2	$\underbrace{\underbrace{x_{n-2-2i}\cdots x_0 x_{n-l}}_{n-2i}}_{\underline{x_{n-2}\cdots x_{n-l-2i}}} \#$	$\underbrace{\underbrace{x_{n-2-2i}\cdots x_0}_{n-2i}}_{2i} \#$	0	$\underbrace{\underbrace{x_{n-2-2i}\cdots x_0\overline{x_{n-1}}}_{n-2i}\#}_{\overline{x_{n-2}}\cdots \overline{x_{n-1-2i}}}_{2i}$	$-2^{2i+1}+1$
-0	<u>11</u>	$\underbrace{1\cdots 1}_{n-2i} \# \underbrace{0\cdots 0}_{2i}$	2 <sup>2i</sup>	$\underbrace{1\cdots 1}_{n-2i} \# \underbrace{0\cdots 0}_{2i}$	2 <sup>2i</sup> +1
-1	$\underbrace{\overline{x}_{n-1-2i}\cdots\overline{x}_{0}}_{n-2i}\#$ $\underbrace{\overline{x}_{n-1}\cdots\overline{x}_{n-2i}}_{2i}$	$\underbrace{\overline{x}_{n-1-2i}\cdots\overline{x}_{0}}_{n-2i}\#$ $\underbrace{0\cdots0}_{2i}$	2 <sup>2i</sup>	$\underbrace{\overline{x}_{n-1-2i}\cdots\overline{x}_{0}}_{n-2i}\#$ $\underbrace{x_{n-1}\cdots x_{n-2i}}_{2i}$	2 <sup>2i</sup> +1
-2	$\underbrace{\overline{x}_{n-2-2i}\cdots\overline{x}_{0}\overline{x}_{n-1}}_{\substack{n-2i\\ \overline{x}_{n-2}\cdots\overline{x}_{n-1-2i}\\ \underline{x}_{i}}}\#$	$\underbrace{\overline{x}_{n-2-2i}\cdots\overline{x}_{0}}_{n-2i}1^{\#}$ $\underbrace{0\cdots0}_{2i}$	2 <sup>2i</sup>	$\underbrace{\overline{x}_{n-2-2i}\cdots\overline{x}_{0}x_{n-1}}_{n-2i}\#}_{\underbrace{x_{n-2}\cdots x_{n-1-2i}}_{2i}}$	$2^{2i+1}+1$

#### Proposed Multi-Modulus Partial Product Generation for Radix-4 Booth Encoding

The booth selector (BS2) module is used to generate partial products. The number of BS2 and MUX3 blocks required in the partial products generation is 8 and 4, respectively.(for n = 4)



Figure3.

Bias for the Modulus 2<sup>N</sup> for Radix-4 Booth Encoding Table2.

di	Ki	<i>d</i> <sub>i</sub> =	$K_i = (2^{2i})a$		
		s <sub>i</sub>	$m2_i$	$m1_i$	а
+0	0	0	0	0	0
+1	0	0	0	1	0
+2	0	0	1	0	0
-0	2 <sup>2</sup>	1	0	0	1
-1	$2^{2i}$	1	0	1	1
-2	2 <sup>2i</sup>	1	1	0	1

Bias for the Modulus 2<sup>N</sup> for Radix-4 Booth Encoding Table3.

$d_i$	Ki	$KD_i = K_i - KS_i$	Si	$m2_i$	$m1_i$	а	b	с
+0	$-2^{2i}+1$	0	0	0	0	0	0	0
+1	$-2^{2i}+1$	0	0	0	1	0	0	0
+2	$-2^{2i+1}+1$	$-2^{2i}$	0	1	0	1	0	0
-0	$2^{2i}+1$	$2^{2i+1}$	1	0	0	0	1	0
-1	$2^{2i}+1$	$2^{2i+1}$	1	0	1	0	1	0
-2	$2^{2i+1}+1$	$2^{2i} + 2^{2i+1} = -2^{2i} + 2^{2i+1} + 2^{2i+1}$	1	1	0	1	1	1

## Proposed Multi-Modulus Bias Generation for Radix-4 Booth Encoding

An efficient technique to include  $K_i$  with minimal hardware circuitry based on the properties of modulo  $2^n$  and modulo  $2^n+1$  arithmetic is proposed. The generation of PPi using BS2 blocks, the bias  $K_i$  can be generated by decoding  $d_i$ .



$$\left|\sum_{i=0}^{n/2-1} K_i\right|_m = K1 + K2$$

#### Proposed Multi-Modulus Partial Product Addition for Radix-4 Booth Encoding

A multi-modulus addition can be implemented using a MUX3 in the carry feedback path that selects from, 0 or. The multi-modulus addition of partial products in a CSA tree and a parallel-prefix twooperand adder is illustrated in Fig.5. The parallel- prefix adder is constructed from the pre-processing (PP), prefix and post-processing blocks and the implementation of these blocks is shown in Fig. 6 the number of MUX3 blocks needed for multi-modulus partial product addition.



**Implementation of Parallel-Prefix Adder Components** 



Figure6.

$$|Z|_{m} = \begin{cases} \left| \sum_{i=0}^{n/2-1} PP_{i} \right|_{m} & \text{if } m = 2^{n} - 1 \\ \left| \sum_{i=0}^{n/2-1} PP_{i} + \sum_{i=0}^{n/2-1} K_{i} \right|_{m} & \text{if } m = 2^{n} \\ \left| \sum_{i=0}^{n/2-1} PP_{i} + \sum_{i=0}^{n/2-1} K_{i} + Y \right|_{m} & \text{if } m = 2^{n} + 1 \end{cases}$$

## **RADIX8 MULTI MODULUS MULTIPLIER**

#### Proposed Multi-Modulus Radix-8 Booth Encoder

The radix-8 booth encoded multiplier digit is formatted using five bits, a sign bit  $s_i$  and four one-hot encoded magnitude bits  $m_{1_i}$ ,  $m_{2_i}$ ,  $m_{3_i}$  and  $m_{4_i}$  [N/3]+1 partial product.



Figure7.

Modulo-Reduced Partial Products for Radix-8 Booth Encoding Table4.

d,	$\left 2^{3i}d_{i}\cdot X\right _{2^{n-1}}$	$\left 2^{3i}d_{i}\cdot X\right _{2^{r}} = PP_{i} + K_{i}$		$\left 2^{3i}d_{i}\cdot X\right _{2}$	=
	PP <sub>i</sub>	PP <sub>i</sub>	Ki	PPi	, Ki
+0	00	00	0	$\underbrace{0\cdots 0}_{n-2i}$ # $\underbrace{1\cdots 1}_{3i}$	-234+1
+1	$\underbrace{\underbrace{X_{u-1-3i}\cdots X_0}_{u-3i}}_{\mathcal{H}} \underset{\mathcal{H}}{{\underbrace{X_{u-1}\cdots X_{u-3i}}_{\mathcal{H}}}}$	$\underbrace{\underbrace{x_{n-1-3i}\cdots x_0}_{n-3i}}_{3i} \overset{\#}{\longrightarrow}$	0	$\underbrace{\underbrace{X_{n-1-3i}\cdots X_0}_{n-3i}}_{j_i} \overset{\#}{=}$	-2 <sup>31</sup> +1
+2	$\underbrace{\frac{X_{n-2-3i}\cdots X_{0}X_{n-1}}_{n-3i}}_{3j}\#}_{3j}$	$\underbrace{\underbrace{x_{n-2-3q}\cdots x_0}_{n-3q}}_{3y} \#$	0	$\underbrace{\underbrace{\underbrace{X_{n-2-3j}\cdots X_0\overline{X}_{n-1}}_{n-3j}}_{\widetilde{X}_{n-1-3j}}}_{\widetilde{Y}_{1}}$	-2 <sup>3+1</sup> +1
	$CLS(\left 3X\right _{2^{n}-1},3i)$	$LS( 3X _{2^n}, 3i)$	0	$CCLS(\left 3X\right _{2^{s}+1},3i)$	-234+1
+3	$\underbrace{\underbrace{h_{n-1-2i}\cdots h_0}_{n-3i}}_{y_i} \#$	$\underbrace{\underbrace{h_{w^{-1-3i}}\cdots h_0}_{s=3i}}_{s=3i}$ # $\underbrace{\underbrace{0\cdots 0}_{3i}}_{3i}$	0	$\underbrace{\underbrace{h_{k=1-2i}\cdots h_0}_{n-2i}}_{j_i} \#$	-2 <sup>3/+1</sup> -2 <sup>3/</sup> +1
+4	$\underbrace{\underbrace{\underbrace{x_{n-3-3\gamma}\cdots x_0x_{n-1}x_{n-2}}_{n-3\nu}}_{y_{n-3}\cdots x_{n-2-3\gamma}}\#$	$\underbrace{\underbrace{x_{n-3-30}\cdots x_0 00}_{n-30}}_{0\cdots 0} \#$	0	$\underbrace{\underbrace{X_{n:3-3i}\cdots X_{0}\overline{X}_{n-1}\overline{X}_{n-2}}_{n:3i}\#}_{\widetilde{X}_{n-3}\cdots \widetilde{X}_{n-2-3i}}$	-2 <sup>3i+2</sup> +1
-0	<u>[]</u>	$\underbrace{1\cdots 1}_{n-N} # \underbrace{0\cdots 0}_{N}$	2 <sup>3)</sup>	$\underbrace{1\cdots 1}_{n-\mathcal{H}} \# \underbrace{0\cdots 0}_{\mathcal{H}}$	2 <sup>37</sup> +1
-1	$\underbrace{ \underbrace{\overline{X}_{u-1-3_1}\cdots\overline{X}_0}_{u-3_1}}_{\overline{X}_{u-1}\cdots\overline{X}_{u-3_d}} \#$	$\underbrace{\overline{x}_{m=0-3i}\cdots\overline{x}_{0}}_{n=3i}\#$ $\underbrace{0\cdots0}_{3i}$	2 <sup>30</sup>	$\underbrace{\overline{X}_{n-1-3i}\cdots \overline{X}_{0}}_{n-3i} \#$ $\underbrace{X_{n-1}\cdots X_{n-3i}}_{3i}$	2 <sup>3/</sup> +1
-2	$\underbrace{ \underbrace{ \overline{X}_{n-2-3i} \cdots \overline{X}_{0} \overline{X}_{n-1} }_{n-3i} \# }_{ \overline{X}_{n-2} \cdots \overline{X}_{n-1-3i} } \\ \underbrace{ \underbrace{ \overline{X}_{n-2} \cdots \overline{X}_{n-1-3i} }_{3i} }_{3i} \\$	$\underbrace{\overline{x}_{s-2-3t}\cdots\overline{x}_{0}}_{s-3t}I^{\#}$ $\underbrace{0\cdots0}_{3t}$	2 <sup>3/</sup>	$\underbrace{ \underbrace{\overline{x}_{n-2-3i}\cdots\overline{x}_{0}x_{n-1}}_{\nu-N} \#}_{\underbrace{x_{n-2}\cdots x_{n-1-3i}}_{y_{i}}}$	2 <sup>3i+1</sup> +1
	$CLS(\overline{\left 3X\right _{2^{e}-1}},3i)$	$LS(\overline{ 3X _{2^n}}, 3i)$	2 <sup>3/</sup>	$CCLS(\overline{\left  3X\right _{2^{t}+1}},3i)$	2 <sup>3(</sup> +1
-3	$\underbrace{\overline{h}_{n-1-3} \cdots \overline{h}_{0}}_{n-31} \#$ $\underbrace{\overline{h}_{n-1} \cdots \overline{h}_{n-30}}_{32}$	$\underbrace{\overline{h}_{n-1-3i}\cdots\overline{h}_{0}}_{n-3i}\#$ $\underbrace{\underbrace{0\cdots0}_{3i}}_{3i}$	2 <sup>30</sup>	$\underbrace{ \underbrace{\overline{h}_{n=1-3i}\cdots \overline{h}_0}_{n-3i}}_{\mathcal{H}} \# \\ \underbrace{ \underbrace{h_{n-1}\cdots h_{n-3i}}_{\mathcal{H}}}_{\mathcal{H}}$	2 <sup>3i+1</sup> +2 <sup>3/</sup> +1
-4	$\underbrace{\overline{\overline{X}_{n^{-3}-3}}\cdots\overline{X}_{0}\overline{X}_{n^{-1}}\overline{X}_{n^{-2}}}_{\substack{\nu \rightarrow 3\\ \overline{X}_{n^{-3}}\cdots\overline{X}_{n^{-2}-3}\\ \underline{\overline{X}}_{n^{-3}}\cdots\overline{X}_{n^{-2}-3}}_{\underline{N}}}$	$\underbrace{\overline{x}_{n-3-3i}\cdots\overline{x}_0}_{n-3i}\#$ $\underbrace{0\cdots 0}_{3i}$	2 <sup>30</sup>	$\underbrace{ \underbrace{\overline{X}_{\mu \rightarrow + y} \cdots \overline{X}_0 X_{\mu \rightarrow 1} X_{\mu \rightarrow 2}}_{\mu \rightarrow y} \#}_{\underbrace{X_{\mu \rightarrow 3} \cdots X_{\mu \rightarrow 2 \rightarrow y}}_{y}}$	2 <sup>31+2</sup> +1

#### Proposed Multi-Modulus Partial Product Generation for Radix-8 Booth Encoding

By the radix-8 Booth encoded multi-modulus multiplication is given by the booth selector (BS3) module is used to generate partial products. The number of BS3 and MUX3 blocks required in the partial products generation is 8 and 4, respectively (for n = 8). The booth selector (BS3) module is used to generate partial product. The number of BS3 and MUX3 blocks required in the partial products generation is 8 and 4, respectively.(for n = 8)



#### **Proposed Multi-Modulus HMG**

Application – specific adders known as HMG that compute only the sum of X and  $2X_m$  to generate the hard multiple  $+3X_m$ . The HMG<sub>s</sub> were designed by reformulating the carry equations of modulo  $2^n$ -1 and  $2^n$ +1 addition using the bit correlation between the addends and  $2X_m$ . The carry equation given below

$$\begin{aligned} & (g_1^*, p_1^*) \\ &= \begin{cases} (x_0 \cdot (x_1 + x_{n-1}), & \\ x_0 + (x_1 \cdot x_{n-1})) & \text{if } m = 2^n - 1 \\ (x_0 \cdot (x_1 + \bar{x}_{n-1}), & \\ x_0 + (x_1 \cdot \bar{x}_{n-1})) & \text{if } m = 2^n + 1 \\ (g_i^*, p_i^*) \\ &= (x_{i-1} \cdot (x_i + x_{i-2}), x_{i-1} + (x_i \cdot x_{i-2})) \end{aligned}$$

As modulo  $2^n$  addition is equivalent to carry-ignore add the carry equation for modulo  $2^n$  HMG becomes

 $c_i = (g_i^*, p_i^*) \bullet (g_{i-2}^*, p_{i-2}^*) \bullet \dots \bullet (g_0^*, p_0^*) \bullet (0, 0) \bullet \dots \bullet$ 

where  $(g_i^*, p_i^*)$  is defined as follows.

 $\begin{aligned} (g_0^*, p_0^*) &= (0 \cdot (x_0 + 0), 0 + (x_0 \cdot 0)) = (0, 0) \\ (g_1^*, p_1^*) &= (x_0 \cdot (x_1 + 0), x_0 + (x_1 \cdot 0)) = (x_0 \cdot x_1, x \\ (g_i^*, p_i^*) &= (x_{i-1} \cdot (x_i + x_{i-2}), x_{i-1} + (x_i \cdot x_{i-2})) \end{aligned}$ 



Figure9.

Bias for the Modulus 2<sup>N</sup> for Radix-8 Booth Encoding Table5.

di	Ki	$d_i$	$d_i = (-1)^{s_i} (ml_i + 2(m2_i) + 3(m3_i) + 4(m4_i))$								
		Si	m4 <sub>i</sub>	<i>m</i> 3 <sub><i>i</i></sub>	$m2_i$	$m1_i$	а				
+0	0	0	0	0	0	0	0				
+1	0	0	0	0	0	1	0				
+2	0	0	0	0	1	0	0				
+3	0	0	0	1	0	0	0				
+4	0	0	1	0	0	0	0				
-0	2 <sup>3i</sup>	1	0	0	0	0	1				
-1	2 <sup>3i</sup>	1	0	0	0	1	1				
-2	2 <sup>3i</sup>	1	0	0	1	0	1				
-3	2 <sup>3i</sup>	1	0	1	0	0	1				
-4	2 <sup>3i</sup>	1	1	0	0	0	1				

Bias for the modulus 2<sup>n+1</sup> for radix-8 booth encoding Table6.

$d_i$	Ki	$KD_i = K_i - KS_i$	Si	$m4_i$	m3 <sub>i</sub>	$m2_i$	$m1_i$	a	b	С	d	е
+0	$-2^{3i}+1$	0	0	0	0	0	0	0	0	0	0	0
+1	$-2^{3i}+1$	0	0	0	0	0	1	0	0	0	0	0
+2	$-2^{3i+1}+1$	$-2^{3i}$	0	0	0	1	0	1	0	0	0	0
+3	$-2^{3i+1}$ $2^{3i}+1$	$-2^{3i+1}$	0	0	1	0	0	0	1	0	0	0
+4	$-2^{3i+2}+1$	$-2^{3i}-2^{3i+1}$	0	1	0	0	0	1	1	0	0	0
-0	$2^{3i}+1$	$2^{3i+1}$	1	0	0	0	0	0	0	1	0	0
-1	$2^{3i}+1$	$2^{3i+1}$	1	0	0	0	1	0	0	1	0	0
-2	2 <sup>3<i>i</i>+1</sup> +1	$-2^{3i}+2^{3i+1}+2^{3i+1}+2^{3i+1}$	1	0	0	1	0	1	0	1	1	0
-3	$2^{3i+1}+2^{3i}+1$	$-2^{3i+1}+2^{3i+1}+2^{3i+2}$	1	0	1	0	0	0	1	1	0	1
-4	2 <sup>3i+2</sup> +1	$\begin{array}{r} -2^{3i} - 2^{3i+1} + 2^{3i+1} \\ +2^{3i+1} + 2^{3i+2} \end{array}$	1	1	0	0	0	1	1	1	1	1

Proposed Multi-Modulus Bias Generation for Radix-8 Booth Encoding

The operators "+" and "." denote Boolean OR and AND, respectively when their operands are Boolean variables. For  $m = 2^n+1$ , the aggregate bias is composed of three n- bit words, K1,K2 and K3. For  $m = 2^n$  the aggregate bias is composed of one n- bit word K1. For  $m = 2^n-1$ , the aggregate bias equal zeros.



## Proposed Multi-Modulus Partial Product Addition for Radix-8 Booth Encoding

A multi-modulus addition can be implemented using a MUX3 in the carry feedback path that selects from, 0 or. The multi-modulus addition of partial products in a CSA tree and a parallel-prefix twooperand adder. The parallel- prefix adder is constructed from the pre-processing (PP), prefix and postprocessing blocks and the implementation of these blocks. Number of MUX3 blocks needed for multi-modulus partial product addition





# SIMULATION RESULTS

#### Radix4-4bit

						1,000.000 ns
Name	Value	0 ns	200 ns	400 ns	600 ns	800 ns
<b>x</b> [3:0]	1111	1001	0110	0011	<u> </u>	1111
madulo[1:0]	01	00 X 01	<u>00 X 01</u>	<u>00 X 01</u>	<u>00 X</u>	01
🕨 🏹 y[3:0]	1111	0110	1000	1100		1111
🔉 📑 z[3:0]	0001	1001 0110	0011 0000	0110 0100	0000	0001

# Radix4-32bit

						1,000.000 ns
Name	Value	0 ns	200 ns	1400 ns	1600 ns	800 ns
🕨 📑 a[31:0]	12345678			12345678		
🕨 📑 b[31:0]	22222222			2222222		
🕨 式 modulo[1:0]	0			0		
🕨 📑 c[31:0]	2468ace1			2468ace1		
		<u> </u>				
		X1: 1 000 000 ps				
		X11 1/0001000 H3				

## Radix4-64bit

						1,000.000 ns
Name	Value	0 ns	200 ns	400 ns	600 ns	800 ns
🕨 📑 a[63:0]	1234567812			1234567812345678		
Þ 📑 b[63:0]	222222223			2222222233333333		
🕨 📑 modulo[1:0]	0			0		
🕨 🏹 c[63:0]	2468ace13(			2468ace1369c0369		
		X1: 1,000.000 ns				

# Radix8-4bit

										1,	,000.000 ns
Name	Value	0 ns		200 ns	Li ci ci	400 ns	L	600 ns	Li i i i	800 ns	Lini
▶ x[3:0]	1111		1001		X	0110			0011		1111
🕨 🏹 y[3:0]	1111		0110		X	1000	-		1100		1111
🕨 🧏 sel[1:0]	10	00	01	10	00	10	X 01	00	10	01	00
<b>z</b> [3:0]	1010	1001	0110	1011	0011	1100	0000	0110	1101	0100	0000
		X1: 1,000	000 ns								

# Radix8-32bit

						1,000.000 ns
Name	Value	l0 ns	200 ns	400 ns	600 ns	800 ns
🕨 📑 a[31:0]	12345678			12345678		
Þ 📑 b[31:0]	36985247			36985247		
🕨 📷 modulo[1:0]	0	C		0		
▶ 📑 c[31:0]	3cc2acdb	<u> </u>		3cc2acdb		
					8	
		X1: 1,000.000 ns				

### Radix8-64bit

			164.557 ns						
Name	Value	0 ns		200 ns	400 ns	600 ns	800 ns		
🕞 📑 a[63:0]	123456788'	$\sim$			1234567887654321				
Þ 📑 b[63:0]	876543211:				8765432112345678				
🕞 📑 modulo[1:0]	0				0				
🕨 📑 c[63:0]	8e3556e88e				8e3556e88e6553e8				
				Te					
		X1: 164.557 ns							
		X1: 104.557 hs							

## CONCLUSION

A new radix-4 and radix-8 Booth encoded multi-modulus multipliers that perform modulo multiplication for the three special moduli operations in this we are designed radix4 and radix8 multipliers then do modulus operation so radix 4 having 4,32,64 bit sizes and radix 8 having 4,32,64 bit sizes. These designs are implemented using Xilinx 13.2.

## REFERENCES

- [1] R. Conway and J. Nelson, "Improved RNS FIR filter architectures, "IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 1, pp. 26–28, Jan. 2004
- [2] A. S. Madhukumar and F. Chin, "Enhanced architecture for residue number system-based CDMA for high rate data transmission," IEEE Trans. Wireless Commun., vol. 3, no. 5, pp. 1363– 1368, Sep. 2004.
- [3] D. M. Schinianakis et al., "An RNS implementation of an elliptic curve point multiplier," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 6, pp. 1202–1213, Jun. 2009.
- [4] N. S. Szabo and R. I. Tanaka, Residue Arithmetic and its Application to Computer Technology. New York: McGraw-Hill, 1967.
- [5] R. Zimmermann, "Efficient VLSI implementation of modulo addition and multiplication," in Proc. 14th IEEE Symp. Computer Arithmetic, Adelaide, Australia, Apr. 1999, pp. 158–167.

- [6] L. Kalampoukas, D. Nikolos, C. Efstathiou, H. T. Vergos, and J. Kalamatianos, "High-speed parallel-prefix modulo adders," IEEETrans. Comput, vol. 49, no. 7, pp. 673–680, Jul. 2000.
- [7] S. J. Piestrak, "Design of squarers modulo A with low-level pipelining," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 1, pp. 31–41, Jan. 2002.
- [8] H. T. Vergos, C. Efstathiou, and D. Nikolos, "Diminished-one modulo adder design," IEEE Trans. Comput., vol. 51, no. 12, pp.1389–1399, Dec. 2002.
- [9] C. Efstathiou, H. T. Vergos, and D. Nikolos, "Modified Booth modulo multiplier," IEEE

## **AUTHORS' BIOGRAPHY**



**Priya Sandhu** received B.Tech degree in Electronics and Communication Engineering from JIET SETG Jodhpur, Rajasthan, India, affiliated to Rajasthan Technical University, Kota, India in 2012. She is pursuing M.Tech in VLSI Design& Embedded Systems at Malla Reddy College of Engineering and Technology, Hyderabad, India.



Anusha Meneni received her B.Tech Degree in Electronics & Instrumentation Engineering from JNT University, Hyderabad, M.Tech in VLSI System Design from JNT University, Hyderabad. She is currently working as Associate Professor in the Department of ECE, Malla Reddy College of Engineering and Technology, Hyderabad, India